To achieve efficient code size reduction, this paper proposes a new compressed instruction set architecture for the OpenRISC architecture. The new instructions and their corresponding formats are designed by the profiling information of the existing instruction usage. New 16-bit instructions and 32-bit instructions are proposed to compressed the existing 32-bit instructions and instruction sequences, respectively. The proposed instructions can be classified into three types. The first is the new 16-bit instructions for the frequent normal 32-bit instructions such as add, load, store,
// R2 저장 l.sw 0x0(r1),r2 // 프레임 포인터 조정 l.addi r2,r1,0x4
l.addi r1,r1,0xffffffcc l.sw 0x4(r1),r2 l.addi r2,r1,0x34 l.sw 0x0(r1),r9 l.sw 0x8(r1),r10 l.sw 0xc(r1),r12 l.sw 0x10(r1),r14 l.sw 0x14(r1),r16 l.sw 0x18(r1),r18 l.sw 0x1c(r1),r20 l.sw 0x20(r1),r22 l.sw 0x24(r1),r24 l.sw 0x28(r1),r26 l.sw 0x2c(r1),r28 l.sw 0x30(r1),r30 
